

Description

Programmable logic device.

5 The invention relates to a programmable logic device having a number of logic blocks with configurable characteristics which in each case comprise at least one logic processing unit with function programs and interfaces to the other logic blocks in each case,
10 comprising at least one input and output unit allocated to the logic blocks and having means for linking the logic blocks to one another, to the at least one processing unit of another logic block and to the at least one input/output unit. Such a logic device can be
15 found in US 4,870,302 A.

Programmable logic chips of conventional logic devices such as, in particular, processors, execute programs which are loaded from a memory. The software to be
20 executed, in the form of instruction words, is stored there as machine instruction. These instruction words are loaded, analyzed, interpreted and executed in a processing unit. In this arrangement, the processing of a single instruction word triggers a multiplicity of
25 individual actions in the logic device.

The basic structure and organization of known digital logic devices, particularly of computers with microprocessors, is based on the concept of the so-called "von Neumann computer". In its minimum configuration, its Central Processing Unit CPU, i.e. its computer core, comprises a main memory, a control unit and a processing unit (or arithmetic/logic unit) as main components:

35 - The main memory stores instruction words (program data) and processing data (operant words) and provides these on request. The main memory also

stores intermediate and end results of the processing. Main memories can be implemented by volatile or non-volatile memories.

5 - The control unit organizes the order in which the instruction words are processed. It requests instruction words from the main memory and causes them to be executed in the processing unit. In addition, it analyzes the instruction words and causes processing data to be delivered to the processing unit.

10 - The processing unit executes the operation on the processing data and supplies corresponding result words to the main memory. For each operation, the processing unit contains a microprogram which enables the transmission paths needed. The processing unit is set by the control unit to the respective type of operation, i.e. to the instruction to be processed. The central processing unit is associated with peripheral devices which can be external memories and input and output devices. The specified main components of the central processing unit can be physically separate; in most cases, however, they are implemented on a common processor chip with a cache or, for example, an embedded ROM.

15 20 25

Looking at the programming of such a Programmable Logic Device (PLD) with the above-mentioned basic components of the von Neumann computer in greater detail shows that the program and the initialization data are accommodated in inexpensive memories (having a minimum of 1 transistor per memory cell) and are executed into the CPU only when it is their turn. The inexpensive storage, on the one hand, and the "reuse" of the more elaborate CPU circuits such as ALU (Arithmetic Logic Unit) for all possible instructions, on the other hand, are the positive contributions to a so-called "functional density" of the processor-based computers. Naturally, the sequence of processing in time provides

a negative contribution. The functional density can be defined as the mean number of active gate equivalents per silicon area and time.

5 In known programmable logic devices (PLDs) with computing capacity, memory and Input/Output unit I/O as found, e.g. in the US-A document initially mentioned, their structure is programmed once and the program (and data) content is stored in the structure itself. This
10 type of storage is complex because a quantity of additional transistors must be added around the memory itself for the purpose of quick conversion into switched data paths. Although only little information is available on the utilization of the silicon, factors
15 of 20 to 40 in the ratio of total number/visible transistor capacity (in the sense of switching function) should be assumed. In the known embodiment of a logic device, the linking of its logic blocks is firstly related to the coupling of data outputs to data
20 inputs (routing operation) and, secondly, to the processing of the input data to the output data in the individual logic blocks (logic operation). The routing operation applies both to data which come from logic blocks (logic elements) or are conducted into these,
25 and to those which come from I/O pads or are conducted into these. In this system of the known embodiment, only data coupling has been considered.

In US 6,333,641 B1, a programmable logic device with an
30 array of logic modules or blocks is found. A connecting unit with vertical routing tracks, horizontal routing tracks and local routing tracks links the logic blocks. A (universal) omnibus (data exchange bus) is placed over the array which is linked to the array in such a
35 manner that it dynamically forms independent subarrays of the logic blocks with variable size which, in turn, are connected to the omnibus. The linking is specified from the start. This, too, is a matter of data

connections, i.e. an exchange of data, as in the case of US 4,870,302 A.

Since the programmability in the form of a memory with
5 conversion into switched data paths is quite expensive
as in the case of the computer, but the complete
program has hitherto been stored in a chip, the PLDs,
in spite of a potential for high functional density,
"only" achieve a factor of 10 more than processors.
10 This means that the gain in speed in PLDs compared with
processor solutions comes at a high price.

It is, therefore, the object of the present invention
to design the programmable logic device having the
15 features initially mentioned in such a manner that,
with a high functional density, a high speed of the PLD
can be achieved by simple means.

According to the invention, this object is achieved by
20 means of the measures specified in claim 1. These
measures comprise reconfigurability of the logic blocks
during the entire operation of the logic device in that
the linking means additionally exhibit at least one
configurable changeover logic block by means of which
25 at least some of the reconfigurable logic blocks
themselves and/or their connections to one another
and/or their connections to the processing unit and/or
their connections to the input/output unit are
configured.

30 The advantages associated with such an architecture can be
seen, in particular, in that with a limited number of now
reconfigurable logic blocks, apart from a configuration of
the blocks themselves, the connections between these
35 blocks and/or to external chips such as memory units or
microprocessors such as, e.g. to the processing unit
and/or to the input/output unit are not also predetermined
once and for all but that these connections

can be created, i.e. configured, with the aid of additionally provided changeover logic blocks during the entire operation as required. Such configuration by means of the changeover logic block can be considered
5 as a linking operation of the linking elements constructed according to the invention.

In this arrangement, the configuring can be performed at any time, i.e. during the entire uninterrupted
10 period of operation - that is to say not only during a start-up or boot phase. The measures according to the invention thus mean a connection from the changeover logic block to linking areas and thus to a corresponding configuration of these. This makes it
15 possible for different functions to be executed at different times by individual blocks; i.e. their utilization is correspondingly increased. This is associated with a corresponding improvement in performance of the entire logic device compared with a
20 microprocessor or, respectively, no loss of performance in comparison with conventional PLDs.

Like von Neumann processors, PLDs receive two types of information, code and data. The code, which basically
25 determines the action week and is called configuration or configuration code in PLDs, is usually loaded before the actual operation and is then unchangeable during the operation. The configuration determines, among other things, the connections which are active in the
30 chip.

The data can change during the operation and thus also influence the current progress of the operations. Whereas, therefore, the code contains all possible
35 paths, the actual utilization - corresponding to the path currently being passed through - is (also) determined by the data. The changeover logic block according to the invention also receives code and data. The essential feature of the invention then consists in

controlling the remaining non-changeover-type PLDs by changing or modifying the code.

In said prior art and in the PLDs normally used in
5 practice, configurable blocks are connected to one another by the (run-time-variable) data being exchangeable, that is to say for instance in the form that data outputs of one block are connected to data inputs of the other one. In the case of the changeover logic block according to the invention, it is however the case that the outputs of this logic block are at least partially connected to the code area of the configurable logic blocks which is inaccessible in operation in other embodiments. By comparison, the
10 prior art relates to embodiments in which the configurable logic blocks are coupled in the data path but do not have any influence on the code.
15

Advantageous embodiments of the logic device according
20 to the invention can be found in the dependent claims.

Thus, the changeover logic block can be preferably constructed in one plane which differs from a plane with the reconfigurable logic blocks. A different plane
25 of the changeover logic block is understood to be every plane which is not at the same time the plane of the reconfigurable logic blocks, i.e. the plane of the changeover logic block can be located above, next to or below the plane of the reconfigurable logic blocks. At
30 the same time, these planes can be advantageously at least largely of equivalent structure.

It is also of advantage if at least some of the reconfigurable logic blocks are configured in
35 accordance with a predetermined context.

Furthermore, the changeover logic block can preferably exhibit at least one state memory which contains

information with respect to the functions of the individual reconfigurable logic blocks so that the selected reconfigurable logic blocks are configured in accordance with the function information of the current
5 state.

In the text which follows, the considerations forming the basis of the measures according to the invention will be explained in further detail, referring to the
10 drawing, in which:

Figure 1 shows the basic structures of four simple known types of state machines,
Figure 2 shows the basic structure of a so-called "sequential finite state machine",
15 Figure 3 shows the diagrammatic structure of a partially reconfigurable PLD,
and
Figure 4 shows the diagrammatic structure of a logic device according to the invention.
20

In the text which follows, the so-called "Sequential Finite State Machines" (SFSM) are derived from the machines of the so-called "finite state" type. The model shown for this purpose is suitable for defining a
25 sequence of configurations in the PLD and it is exactly this sequence which can generate a much higher functional density (equivalent to drastically reduced costs for production and operation) of a PLD without loss of performance.

30 Section I ("Sequential Finite State Machines")

One of the "traditional" hypotheses for a hardware development consists in the simple finite state
35 machines, called FSM in the text which follows.

This model, which is closely related to theoretical concepts (particularly of the so-called "deterministic finite state machine") is defined precisely as follows:

Definition 1:

An FSM consists of a 6-tuple $\{A, X, Y, f, g, a_0\}$.

5 $A = \{a_0, a_1, \dots, a_M\}$ is here the finite set of states, a_0 being the start state.

$X = \{X_1, \dots, X_K\}$ is the finite set of input vectors with $X_I = (x_1, \dots, x_L)_i$, where $x_i \in \{0, 1, -\}$.

$Y = \{Y_1, \dots, Y_N\}$ is the finite set of output vectors with $Y_J = (y_1, \dots, y_H)_j$, where $y_h \in \{0, 1, -\}$.

10 $f: A \times X \rightarrow A$ means transition function (Next State Decoder),

$g: A \times X \rightarrow Y$ means output function (Output Decoder),

t = unit of time.

15

The functions mentioned in this definition are implemented by switching networks which represent the algorithmic relation between the (essentially binary) input and state vectors. However, this requires that 20 the states are also coded in binary, which was not yet the case in definition 1.

25 For the state machines, three essential subtypes (see Figure 1) are also distinguished, the influence on the complexity of the functions of which is given in practice. A developer will perform the following steps:

1. *Defining the signals:* The sequential circuit is outlined as "black box" having the required input and output signals.
2. *Designing the state diagram:* This step is the actual core of the synthesis since the problem to be solved is formally described here. Possible state diagrams are state graphs, program flow charts or also sequential circuit tables.
3. *Setting up the sequential circuit table as a formal starting point for all other operations.*

4. *State minimization:* Minimizing the number of states is intended to result in a simplification of the design.
5. *State coding:* In the case of synchronous sequential circuits with synchronized inputs (not for a Mealy state machine according to Figure 1d), arbitrary codings can be specified for the states from Z. In the case of the Medwedjew state machine according to Figure 1b, however, the codings must correspond to the desired output signals; in the case of the Moore state machine according to Figure 1c, in contrast, the codings can be selected in such a manner that simplified switching networks are obtained for next state decoder (f) and output coder (g).
10. *Calculation of successor state and output switching networks:* For the actual calculation of the successor state switching network, a type of register or flipflop must be selected since its inputs (T, D, RS or JK) are occupied by this switching network but indicate different functionalities.
15. *Implementation of the switching network and test*
20. It is known from practice that an implementation as simple state machine - which could also be called a "flat machine" - is not necessarily the best one. A cooperating state machine consisting of a number of simple state machines which are coupled to one another can do this frequently much better in a sense of better area efficiency. In addition, it should be considered that the design flow outlined above does not necessarily have to be carried out in the manner specified. It is recognizable that a more algorithmic
25. style is being used especially with an increase in descriptions in high-level languages such as VHDL.

Independently of this, however, the FSM is to be assumed as the basic model. It can be imagined that

there is not only one FSM but a number of these, exactly one of these being active at one time. A marked part (the so-called "sequencer") then switches between the individual FSMs in dependence on input signals or
5 results achieved.

In the text which follows, the sequential finite state machine (SFSM) is correctly defined and represented on the basis of this FSM:

10

Definition 2:

A Sequential Finite State Machine (SFSM) consists of a 5-tuple (B, B_0, C, V, h) , where $B = \{B_0, \dots, B_K\}$ is a finite set of Finite State Machines (FSM), B_0 is the start FSM, $C = \{C_0, \dots, C_K\}$ describes a finite set of states for identifying the current FSM, $V = \{V_1, \dots, V_N\}$ is the finite set of (additional) input vectors with
15 $V_I = (v_1, \dots, v_L)_i$, where $v_i \in \{0, 1, -\}$, $h: B \times V \rightarrow B$ is FSM transition function (next FSM decoder).
20

The essential advantage of this SFSM (see also Figure 2 in this regard) lies firstly in the modelling. A designer has the chance of dividing his design into relatively small portions. In the technical construction, it will then be attempted to map the (still finite) set of states from all FSMs B_k onto a uniform state coding. In addition, a coding for the C_k 25 of the current FSM B_k must also be carried out in order to enable the next FSM to be calculated for the function h .
30

On the other hand, a glance at Figure 2 shows that actually only very little is gained. If the timing is identical for all registers, the registers and the switching network $f(u^*, x^*)$ (Next State Decoder), where * means total set, were divided into subsets of registers with $f(u, x, c)$ and $h(u, v, c)$ which are
35

combined again in the implementation. This scarcely reduces the size of the solution because in a PLD of current construction, all parts, that is to say all part-FSMs, must be integrated on the chip. This is 5 where the considerations according to the invention apply. It is true that there are a few FPGAs (Field-Programmable Gate Arrays; compare, e.g., "Spectrum der Wissenschaft", August 1997, pages 44 to 49) which are dynamically reconfigurable, but this is only partial. 10 This reconfigurable characteristic could be utilized by loading and executing the registers for FSM coding in a permanent part $h(u, v, c)$ and the current FSM in the reloadable part. The problem is the loss in performance on reloading. This can be seen from the example below:

15

Example

20 The road traffic light, which is a favorite example of a Finite State Machine, can also provide a very good example of a sequential FSM if a night mode is considered. The word mode indicates the approach: the switching between individual FSMs should include something like a mode change, and day and night mode are mutually exclusive.

25

25 FSM1 then integrates the day light, FSM2 integrates the night light (e.g. amber flashing for the side roads) and in the higher-level sequencer a timing signal is used for deciding which FSM will be executed and which is idle. The sequencer is implemented as FSM0.

30 The three FSMs (0 .. 2) required for this are described separately but then integrated on one PLD so that FSM0 would be in area 0, FSM1 in 1 and FSM2 in 2. This would not result in a gain in area.

In the reloadable case, FSM0 would have to be available permanently, and also an area which could

accommodate the maximum of {FSM1, FSM2}. In this area, one of two would then be continuously loaded and changing over would entail a reconfiguration. To illustrate the advantage in the case of dynamically 5 reconfigurable PLD as are represented by logic devices according to the invention, the transition function $f(u, x, c)$ (compare Figure 2) is now designated as $f_c(u, x)$ (this equivalently applies to function g). This representation is intended to demonstrate the difference in dependence: u and x 10 effect a continuous timing-associated development of the state of the machine whereas c describes the dependence on the much rarer mode change.

15 The reconfiguration itself would occupy a comparatively large amount of time; it has been recognized that a much more advantageous solution consists in an extended architecture of PLDs in which a number of programs are stored at the same time in a dynamically switchable 20 manner. A corresponding logic device could be called a multi-plane PLD; however, in order to take into account the aspect of the respective "context" and to show that only part-areas are affected by change-over processes, the name of dynamical multi-context PLDs (dMC-PLDs) is 25 chosen here.

Section II (architecture of dynamical multi-context PLDs according to the invention)

30 Firstly, a problem will be addressed that applies both to traditional dynamically reconfigurable PLDs and to dMC-PLDs. If only one part-area is switched over, its interfaces must remain constant towards the outside, particularly in the direction of the remaining parts. 35 At the same time, some function programs (so-called routing resources) are also affected by the change-over since the block to be changed over must contain not only logic but also connections.

In consequence, in the text which follows, a PLD block will be defined for the logic device according to the invention as a reconfigurable unit consisting of logic processing units with routing resources and interfaces (so-called routing) to other blocks; this definition corresponds to the partially reconfigurable chips normally used in practice. The definition of this block deviates from the usual definition of the logic blocks.

5
10 Considering a fictitious PLD with such blocks, an architecture is obtained such as is shown in Figure 3. In the figure, 2 designates a partially reconfigurable PLD device or structure, 3A to 3D designates four PLD blocks (= logic blocks), 4 designates (global) routing
15 which forms a processing unit with function programs and interfaces to the blocks, and 5 designates an I/O area which represents means for linking the logic blocks to the processing unit and to an input/output unit. This architecture can also be imagined in such a
20 manner that - leaving out of consideration the I/O resources 5 at the outer edge - each PLD block 3A to 3D corresponds to a full CPLD (complex PLD) or FPGA. Such architectures are already in existence, e.g. "Cypress Delta39k", "Lattice-Vantis Godfather" architecture; but
25 they are not reconfigurable in the operating state of the PLD device.

In the dMC-PLD architecture of a logic device 7 according to the invention, indicated diagrammatically
30 in Figure 4, an additional PLD is superimposed on the PLD structure 2 according to Figure 3. This extra PLD designated as changeover logic block 8 does not exist in known logic devices and is intended to handle the changeover function $h(u, v, c)$ (compare Figure 2). In
35 consequence, it represents a part of linking elements by means of which at least some of the logic blocks 3A to 3D are configured between one another and/or with the processing unit 4 and/or the input/output unit 5. This means that the outputs in Figure 4 correspond to a

stored context c and control the selection of the current functions $f_c(u, x)$ and $g_c(u, x)$. Thus, a structure is obtained for this extra PLD which calculates a few, exclusively stored outputs from many 5 inputs (u, x) .

The advantages resulting from this structure can be seen in that the functional density, and thus the 10 usability, are enhanced and the costs per application can be lowered. The following rough estimate can be provided for this:

Let us assume that the utilization of transistors used 15 is 1:20; i.e. of 20 transistors used, in fact only one can be seen in the (programmable) logic function. For the extra PLD 8, 20% overhead can be estimated since this is a logic block which does not contribute anything to the actual functionality but only switches the other blocks 3A to 3D. For storage and decoding of 20 the additional programs (only 4 stored functions are assumed per PLD block), a further 6 transistors are calculated (4 transistors for storage and 2 for selecting 1 of 4). This results in a new utilization of 4:30, which is at least an increase in density compared 25 with known embodiments by 166%.

A problem could possibly occur due to the fact that, 30 due to a number of configurations from which a current one is to be selected, the critical path within a PLD block can increase by one transistor which would be accompanied by a decrease in the maximum clock rate. For this purpose, a distinction must be made between so-called SRAM-based storage, on the one hand, and so-called FLASH EEPROM or anti-fuse, on the other hand.

35 For SRAM-based methods, a method is proposed in US 6,011,740 A, to implement the storage of a number of configurations in a shadow RAM, e.g. as a circular buffer, and to load the information currently needed

into a main memory cell. This method guarantees a maximum operating speed.

For flash and anti-fuse storage, a reloadable SRAM cell
5 could also be considered as the actual cell so that the abovementioned solution is applicable; however, this means additional expenditure and possibly a reduction in speed due to the change in technology in the storage. In these technologies, a further path
10 transistor which decodes the current context is actually introduced in the path, possibly in the form of dual-gate FETs.

The exact allocation which block size and extra PLD
15 size are of advantage for the multiplicity of applications can be determined from examples in simulations.

An implementation of the logic device according to the invention according to Figure 4 can be imagined to be such that the two layers diagrammatically shown, namely that with the extra PLD 8 ("changeover logic block") and that with logic blocks 3A to 3D, are in each case in one plane E2 and E1, respectively, and are preferably at least largely equivalent and do not only switch one another but also generate the programming of the other part in each case. Changeover means in this case that a selection is made between predetermined programs. Mutual programming, in contrast, can be used
25 for adaptation (evolution) to the respective environment. A simple example can be a digital PLL which adapts a frequency to a master clock by means of delay effects.
30